Eorm 1449 (Modified)

Color Information Disclosure
Statement By Applicant

Color Information Disclosure
Statement By Applicant

Color Information Disclosure
Statement By Applicant

Lines et al.
Filing Date
September 16, 2003

Color Information No.:

Application No.:

FULCP006
10/667,152

Application No.:

FULCP006
10/667,152

Application No.:

FULCP006
20/667,152

Application No.:

U.S. Patent Documents

			0.0.7 #10	at Documents			
Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub- class	Filing Date
St	A1	6,038,656	03.14.00	Martin et al.			
H	A2	5,752,070	05.12.98	Martin et al.			
SA	A3	6,044,061	03.28.00	Aybay et al.			1
Jis	A4	5,832,303	11.03.98	Murase et al.			
John L	A5	6,230,228	05.08.01	Eskandari et al.		<u> </u>	
Stoff	A6	5,802,055	09.01.98	Krein et al.			
JK.	A7	6,279,065	08.21.01	Chin et al.			
ST	A8	6,301,630	10.09.01	Chen et al.		<u> </u>	1

Other Documents

r		Other Documents					
Examiner							
Initial	No.	The state of the s					
l del	C1	Andrew Matthew Lines, Pipelined Asynchronous Circuits, June 1995, revised June					
Ark		1998, pp. 1-37.					
60	C2	Alain J. Martin, Compiling Communicating Processes into Delay-Insensitive VLSI					
alk		Circuits, December 31, 1985, Department of Computer Science California Institute of					
		Technology, Pasadena, California, pp. 1-16.					
AL	C3	Alain J. Martin, Erratum: Synthesis of Asynchronous VLSI Circuits, March 22, 2000,					
		Department of Computer Science California Institute of Technology, Pasadena,					
		California, pp. 1-143.					
del	C4	U.V. Cummings, et al. An Asynchronous Pipelined Lattice Structure Filter,					
	1	Department of Computer Science California Institute of Technology, Pasadena,					
		California, pp. 1-8.					
000	C5	Alain J. Martin, et al. The Design of an Asynchronous MIPS R3000 Microprocessor					
1 1/4		Department of Computer Science California Institute of Technology, Pasadena,					
1 Car		California, pp. 1-18.					
(101)	C6	U.S. Application 09/501,638, filed on February 10, 2000, entitled, "Reshuffled Communications Processes in Pipelined Asynchronous Circuits".					
ACK							
\ \ \	C7	Lee et al., "Crossbar-Based Gigabit Packet Switch with an Input-Polling Shared Bus					
1. 1		Arbitration Mechanism", September 21, 1997, XVI World Telecom Congress Proceedings, Interactive Session 3 – Systems Technology & Engineering, pp. 435-					
1 101							
CYC		441.					
1 1	Ghosh et al., "Distributed Control Schemes for Fast Arbitration in Large Crossbar						
1 2021		Networks", March 1994, IEEE Transactions on Very Large Scale Integration (VLSI)					
WAL		Systems, Vol. 2, No. 1, pp. 55-67.					
Examiner Date Considered / /							
1 fline Le 4/3/2006							
Examiner: Ini	ونم امنه	ation considered Drew line through the time is					

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.